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Abstract:
In vehicle-to-grid applications, the battery charger of the electric vehicle (EV) needs to have a bidirectional
power flow capability. Galvanic isolation is necessary for safety. An ac-dc bidirectional power converter with
high-frequency isolation results in high power density, a key requirement for an on-board charger of an EV.
Dual-active-bridge (DAB) converters are preferred in medium power and high voltage isolated dc-dc converters
due to high power density and better efficiency. This paper presents a DAB-based three-phase ac-dc isolated
converter with a novel modulation strategy that results in: 1) single-stage power conversion with no electrolytic
capacitor, improving the reliability and power density; 2) open-loop power factor correction; 3) soft-switching of
all semiconductor devices; and 4) a simple linear relationship between the control variable and the transferred
active power. This paper presents a detailed analysis of the proposed operation, along with simulation results
and experimental verification.

Index Terms
Dual active bridge (DAB), high-frequency link, single-stage ac–dc converter, soft-switching.

SECTION I. Introduction
There is a growing interest toward the development of converters for hybrid electric vehicle (EV) charging
systems due to increasing awareness about global warming [1]. Hybrid EV chargers can be broadly classified into
two groups: on-board and off-board chargers. On-board chargers have the necessary power electronics on the
vehicle to enable charging from a conventional utility power outlet. Typical power level of an on-board charger
is limited to a few tens of kilowatts by size and weight constraints. The on-board charger system must be highly
efficient and must have high power density and reliability. For vehicle-to-grid (V2G) applications, the charger
must be able to support bidirectional power flow [2], [3]. Conventional EV chargers at this power level have twostage architecture as shown in Fig. 1(a), which uses an ac–dc rectifier followed by an isolated dc–dc
converter [4], [5]. The ac–dc converter is modulated to draw sinusoidal grid currents. The dc–dc converter is
used for voltage matching and providing isolation at high frequency, which results in transformer size reduction.
In this topology, an electrolytic capacitor is used to support the intermediate dc link, which reduces the
reliability of the overall system. Moreover, multiple stages of power conversion reduce the overall power
density of the system.

Fig. 1. (a) Typical power architecture of a two stage battery charger. (b) Conceptual diagram of the proposed single-stage
battery charger.

The relative drawbacks of multistage topologies have led to the development of single-stage topologies which
transfer active power without any intermediate stage. They have a better power density and reliability due to
the exclusion of the dc link electrolytic capacitor [6]. Several single-stage-isolated EV charger topologies have
been proposed in [7]–[8][9]. The focus of this paper is on a single-stage three-phase-isolated ac–dc converter.

The proposed modulation strategy is based on dual-active-bridge (DAB) principle that meets the essential
requirements of an on-board EV charger.
DAB-based dc–dc power converter was proposed in [10]. This type of power conversion is suited for high voltage
and medium power applications where isolation is required and high power density is important [5], [11], [12].
Two single-phase full-bridge converters are operated in square-wave modulation with a phase shift to transfer
active power.
Later, it was found that one can also control the duty cycle of the two square waves by introducing zero states.
Therefore, in total, there are three degrees of freedom: two duty cycles and the phase shift. A large body of
literature exists that tries to answer the following question: For a given active power, how to set these three
degrees of freedom so that rms of the winding currents or the conduction loss in the bridges and transformer
can be minimized while satisfying the soft-switching conditions [13]–[14][15][16]. Some authors aimed at the
minimization of the reactive component of power, which is closely related to the conduction loss [17]–[18][19].
DAB-based single-stage single-phase ac–dc converters have been discussed in [20]–[21][22][23]. In [21], a
modulation strategy is proposed, which achieves open-loop power factor correction and soft-switching. An
extension of the modulation strategy has been discussed in [22]. In [23], a variable switching frequency-based
modulation strategy has been proposed. The DAB-based ac–dc converters described in [24] employs a line
frequency switched rectifier followed by DAB converter stage. The intermediate dc input to the DAB converter is
the rectified version of the line frequency ac.
DAB-based single-stage three-phase converters have been discussed in [25]–[26][27][28], where [25] supports
unidirectional power flow. A single-stage reduced switch count converter is proposed in [26], where the ac–ac
converter on primary is realized using a push-pull structure. This paper presents a space vector modulation
strategy for the DAB converter. Soft-switching analysis in this paper shows that the primary side switches do not
receive soft-switching for most of the operating modes, whereas one of the transitions in the secondary bridge
is partially hard-switched. The two switches in the primary have high rms and peak current rating. Different
modulation strategies based on the topology shown in Fig. 2 have been proposed in [27] and [28]. In [27], the
dc-side H-bridge is operated with square-wave modulation and a quasi-square wave is applied from the ac side
with the max and the mid ac line–line voltage. The HF inductor current is assumed to be a square waveform for
the determination of duty cycles of the primary voltages and the power. This results in low-frequency harmonics
on the ac input current waveform. A soft-switching analysis is presented. However, ensuring proper current
polarities which gives soft-switching over the entire line cycle is not discussed. A modulation strategy that
alleviates the low-frequency harmonic problem is described in [28]. The ac-side matrix converter (MC) is used to
apply sequentially two square waveforms formed by the max and mid ac line–line voltages. A phase-shifted
square waveform is applied from the secondary for each of the square waveform applied from the primary.
Although the low-frequency harmonic problem is addressed, this paper does not discuss soft-switching.

Fig. 2. Topology of the single-stage ac–dc converter.

A three-phase single-stage DAB-based ac–dc converter as shown in Fig. 2 was proposed in [29]. This paper
discusses a modulation strategy achieving input power factor correction and soft-switching. The proposed
modulation strategy is an extension of the modulation scheme proposed in [21]. However, no detailed analysis
and experimental results have been provided. In this paper, a DAB-based modulation strategy has been
proposed for the converter shown in Fig. 2 that results in: 1) loss-less switching: zero-current switching [zero
current switching (ZCS)] in the ac-side bridge and zero voltage switching in the dc-side bridge; 2) open-loop input
power factor correction without dc-side load current sensing; and 3) a simplified plant for closed-loop control, as
the phase shift or control input is proportional to the transferred active power.
This paper is organized in four sections. After the introduction in Section I, Section II describes the analysis of the
proposed modulation for the converter over a switching period and from that derives the line frequency
quantities for dc power transferred and rms current in the transformer windings. The design procedure of the
converter and filter is discussed in detail. A detailed analysis on soft-switching of the converter has been
provided. Section III contains simulation and experimental results showing the operation of the proposed
modulation and Section IV concludes this paper.

SECTION II. Analysis
This section presents the proposed modulation scheme, derivation of closed-form expressions of important
quantities such as dc power transferred and soft-switching mechanism. The topology of the converter is shown
in Fig. 2. The ac-side converter, the left side of Fig. 2, is comprised of six four-quadrant switches [[𝑆aA − 𝑆cB ]] .
They are realized using two emitter tied IGBT’s with their respective antiparallel diodes. These switches create a
three-phase to single-phase MC. The single-phase side of the MC is connected to the primary winding of a
single-phase high-frequency transformer (HFT). The ac input side has a low-pass LC filter (𝐶ac and 𝐿ac ) between
the source and the three-phase to single-phase MC to suppress current harmonics drawn from the grid. The
turns ratio of the single-phase transformer is 1:𝑛 . In this analysis, the magnetizing inductance, winding
resistance, and core losses are neglected. The primary and secondary leakage inductances are lumped together
on the secondary as 𝐿 . The secondary of the single-phase transformer is connected to a H-bridge converter
comprised of four two-quadrant switches [𝑆1 − 𝑆4 ]. The current on the dc side of the converter is filtered with
an LC filter (𝐶dc and 𝐿dc ). Finally, the H-bridge is connected to a dc source of voltage 𝑉𝑜 . In the following
analysis, all switches are considered ideal.

A. Modulation
1) Input Voltages:
For analyzing the modulation of the converter, it is assumed that the filter inductance 𝐿ac offers negligible
impedance at line frequency. Thus, the utility voltages 𝑣𝑔𝑎 , 𝑣𝑔𝑏 , and 𝑣𝑔𝑐 directly appear at the converter input
terminals. Assuming the three-phase voltages to be balanced, the voltages to the input of the converter can be
expressed as
𝑣𝑗𝑛 (𝑡) = 𝑉𝑖 sin(𝜔𝑖 𝑡 + 𝑚𝑗 ) (1)
where 𝑗 ∈ {𝑎, 𝑏, 𝑐} and 𝑚𝑎 = 0, 𝑚𝑏 = −2𝜋/3, 𝑚𝑐 = 2𝜋/3. The peak of the input line to neutral voltage is
defined as 𝑉𝑖 and the frequency of the three-phase input voltages is 𝜔𝑖 = 2𝜋/𝑇𝑖 .

2) Matrix Converter:
Fig. 3 shows typical primary voltage waveform 𝑣𝑝 (𝑣AB , over one switching cycle of period 𝑇𝑠 when (−(𝜋/6) <
𝜔𝑖 𝑡 < 0). In this period, |𝑣bc | > |𝑣ca | > |𝑣ab |and 𝑣ab > 0, 𝑣ca > 0, and 𝑣bc < 0. 𝑇𝑠 is the switching period of the

MC. The period 𝑇𝑠 is divided into three equal times. The first third of the period alternates at 50% between a
positive and negative value of the line-to-line voltage 𝑣𝑎𝑏 . Similarly, during the second third of 𝑇𝑠 , the primary
voltage of the transformer alternates between negative and positive 𝑣bc for equal time, and the primary voltage
of the transformer alternates between positive and negative 𝑣ca for equal time during the last third of 𝑇𝑠 . The
voltages applied over a cycle of 𝑇𝑠 are given in the following equation:
|𝑣𝑎𝑏 |,
−|𝑣𝑎𝑏 |,
|𝑣𝑏𝑐 |,
𝑣𝑝 (𝑡) =
−|𝑣𝑏𝑐 |,
|𝑣𝑐𝑎 |,
{ −|𝑣𝑐𝑎 |,

0 < 𝑡 ≤ 𝑇𝑠 /6
𝑇𝑠 /6 < 𝑡 ≤ 𝑇𝑠 /3
𝑇𝑠 /3 < 𝑡 ≤ 𝑇𝑠 /2
(2)
𝑇𝑠 /2 < 𝑡 ≤ 2𝑇𝑠 /3
2𝑇𝑠 /3 < 𝑡 ≤ 5𝑇𝑠 /6
5𝑇𝑠 /6 < 𝑡 ≤ 𝑇𝑠 .

Fig. 3. Typical waveforms over a switching cycle 𝑇𝑠 (−(𝜋/6) < 𝜔𝑖 𝑡 < 0).

3) H-Bridge Modulation:
The H-bridge converter is comprised of switches [𝑆1 − 𝑆4 ] and produces a voltage (𝑣𝑠 in Fig. 2) pulse in each
respective sixth of a cycle. The width of the pulse depends on current pair of input voltages being applied by the
MC. In addition, these pulses are phase shifted with respect to 𝑣𝑝 . The duty ratios of each third of the cycle
of 𝑣𝑠 are defined in (3)–(5) and depend on the voltage currently applied by the MC. The duty ratios are shown
in Fig. 3. The first third of the cycle of the duty ratio is 𝑑1 (𝑡) , the second third of the cycle of the duty ratio

is 𝑑2 (𝑡) , and the final third of a cycle of the duty ratio is 𝑑3 (𝑡). These duty ratios are calculated using the
measured line-to-line input voltages, the dc bus voltage, and the turns ratio. Given, the peak of the input line–
line voltage √3𝑉𝑖 , the dc voltage 𝑉𝑜 , the choice of the turns ratio should be such that the duty ratio never goes
above one. The polarity of the generated pulses is same as the polarity of the applied voltage 𝑣𝑝 of the MC
𝑑1 (𝑡) =
𝑑2 (𝑡) =
𝑑3 (𝑡) =

𝑛|𝑣𝑎𝑏 (𝑡)|
𝑉𝑜
𝑛|𝑣𝑏𝑐 (𝑡)|
𝑉𝑜
𝑛|𝑣𝑐𝑎 (𝑡)|
.
𝑉𝑜

(3)(4)(5)

The time shift of the pulses produced by the H-bridge is denoted as 𝛥𝑡 and is shown in Fig. 3. This modulation
scheme imposes limits on the time shift. The pulse produced by the H-bridge will not be allowed to move
outside of its respective one-sixth of the modulation cycle (referred as inner mode). This condition results in the
following equation:
𝑇𝑠
12

+ Δ𝑡 +

𝑑𝑇𝑠
12

≤

Δ𝑡 ≤

𝑇𝑠
6
𝑇𝑠
12

−

𝑑𝑇𝑠
.
12

(6)(7)

The phase shift δ is defined in (8). The controllable range of the phase shift 𝛿 is from −1 to 1
Δ𝑡

𝛿 = 𝑇 /12 . (8)
𝑠

The peak duty ratio of 𝑑1 (𝑡), 𝑑2 (𝑡), and 𝑑3 (𝑡) is defined in the following equation:
^

𝑑=

√3𝑛𝑉𝑖
.
𝑉𝑜

(9)

The peak duty ratio is needed to determine the range of allowable phase shift. The range of allowable phase
shift is found using (6)–(8) and (9) and is given in (10). Similar computation can be done for negative 𝛿 as well
^

|𝛿| ≤ 1 − 𝑑. (10)
View Source
Given the definition for phase shift 𝛿 , duty ratios 𝑑1 , 𝑑2 , 𝑑3 , and the restriction on phase shift, the voltage
applied by the H-bridge can be defined over the complete cycle of modulation of period Ts 1
0,
𝑉𝑜 ,
0,
−𝑉𝑜 ,
0,
𝑉𝑜 ,
𝑣𝑠 (𝑡)1 = 0,
−𝑉𝑜 ,
0,
𝑉𝑜 ,
0,
−𝑉𝑜 ,
{ 0,

0 < 𝑡 ≤ 𝑡𝑎1
𝑡𝑎1 < 𝑡 ≤ 𝑡𝑏1
𝑡𝑏1 < 𝑡 ≤ 𝑇𝑠 /6 + 𝑡𝑎1
𝑇𝑠 /6 + 𝑡𝑎1 < 𝑡 ≤ 𝑇𝑠 /6 + 𝑡𝑏1
𝑇𝑠 /6 + 𝑡𝑏1 < 𝑡 ≤ 𝑇𝑠 /3 + 𝑡𝑎2
𝑇𝑠 /3 + 𝑡𝑎2 < 𝑡 ≤ 𝑇𝑠 /3 + 𝑡𝑏2
𝑇𝑠 /3 + 𝑡𝑏2 < 𝑡 ≤ 𝑇𝑠 /2 + 𝑡𝑎2 (11)
𝑇𝑠 /2 + 𝑡𝑎2 < 𝑡 ≤ 𝑇𝑠 /2 + 𝑡𝑏2
𝑇𝑠 /2 + 𝑡𝑏2 < 𝑡 ≤ 2𝑇𝑠 /3 + 𝑡𝑎3
2𝑇𝑠 /3 + 𝑡𝑎3 < 𝑡 ≤ 2𝑇𝑠 /3 + 𝑡𝑏3
2𝑇𝑠 /3 + 𝑡𝑏3 < 𝑡 ≤ 5𝑇𝑠 /6 + 𝑡𝑎3
5𝑇𝑠 /6 + 𝑡𝑎3 < 𝑡 ≤ 5𝑇𝑠 /6 + 𝑡𝑏3
5𝑇𝑠 /6 + 𝑡𝑏3 < 𝑡 ≤ 𝑇𝑠 .

B. Computation of Input Current
In order to compute the average power and rms of the transformer winding currents over one period of the ac
voltages [𝑇𝑖 = (1/𝑓𝑖 )], we need to determine the inductor current 𝑖𝐿 (𝑡) over one modulation cycle of period 𝑇𝑠 .
As each third of the modulation cycle is identical, we will show the details of the computation of 𝑖𝐿 over the first
third of the modulation cycle when “𝑎𝑏” line-to-line voltage is applied at the transformer primary. The voltage
across the inductor is given by obtained by taking the difference between the applied reflected primary
voltage nv𝑝 (𝑡)(2) and the secondary voltage 𝑣𝑠 (𝑡)(11)
𝑣𝐿 (𝑡) = nv𝑝 (𝑡) − 𝑣𝑠 (𝑡). (12)
Now, (12) can be used to compute the inductor current 𝑖𝐿 (𝑡)
𝑣𝐿 (𝑡) = 𝐿

𝑑𝑖𝐿
.
𝑑𝑡

(13)

To compute 𝑖𝐿 (𝑡) , it is also assumed that, in steady state, the dc component of the inductor current is zero. This
is true for a circuit with finite resistances where the dc offset will die down to zero under steady-state operation.
As the applied secondary voltage pulse 𝑣𝑠 (𝑡), in each one-sixth of the modulation cycle has a duty ratio
of (𝑛|𝑣𝑝 (𝑡)|/𝑉𝑜 ), the average voltage applied across the inductor is zero. Therefore, it is possible to
assume 𝑖𝐿 (𝑡) to be zero at the beginning of the modulation cycle. Let us focus on the determination
of 𝑖𝐿 (𝑡) over the first one-sixth of the modulation cycle. As shown in Fig. 3, 𝑖𝐿 (𝑡) is a piecewise linear function of
time, characterized by two peaks 𝐼1 and 𝐼2 . The expressions for 𝐼1 and 𝐼2 are given in (14) and (15),
respectively. 𝐼3 = 0 because the average of the applied inductor voltage is zero over the period 0 < 𝑡 ≤ (𝑇𝑠 /6)
𝐼1 =
𝐼2 =

𝑛|𝑣𝑎𝑏 | 𝑇𝑠
(𝛿 − 𝑑 + 1)
𝐿 12
𝑛|𝑣𝑎𝑏 | 𝑇𝑠
(𝛿 + 𝑑 − 1).
𝐿 12

(14)(15)

Following a similar procedure, it is possible to determine 𝑖𝐿 (𝑡) over one period of the modulation cycle. Note
that the line-to-line current 𝑖𝑎𝑏 (𝑡) is rectified in 𝑖𝐿 (𝑡) in the first one-third of the modulation cycle and zero in
rest of the period as shown in Fig. 3. Therefore, the average value of 𝑖𝑎𝑏 over one modulation cycle is given in
𝑇

𝑖𝑎𝑏 =

2 6𝑠
∫ 𝑛𝑖𝐿 (𝜏)𝑑𝜏
𝑇𝑠 0

=

𝑛2 𝛿
√3𝑉𝑖
36𝑓𝑠

𝜋
6

sin (𝜔𝑖 𝑡 + ) (16)

where 𝑓𝑠 = 1/𝑇𝑠 . Similarly, it is possible to compute the average value of the two other line currents as follows:
𝑖𝑏𝑐 =
𝑖𝑐𝑎 =

𝑛2 𝛿
𝜋
√3𝑉𝑖 sin(𝜔𝑖 𝑡 − 2 )
36𝐿𝑓𝑠
𝑛2 𝛿
5𝜋
√3𝑉𝑖 sin(𝜔𝑖 𝑡 + 6 ).
36𝐿𝑓𝑠

(17)(18)

It is possible to determine the line currents from the line-to-line currents using the following equation:
𝑖𝑎 = 𝑖𝑎𝑏 − 𝑖𝑐𝑎
𝑖𝑏 = 𝑖𝑏𝑐 − 𝑖𝑎𝑏 (19)(20)(21)
𝑖𝑐 = 𝑖𝑐𝑎 − 𝑖𝑏𝑐 .
The resultant phase currents are given in the following equation:

𝑛2 𝛿
𝑉 sin(2𝜋𝑓𝑖 𝑡)
12𝐿𝑓𝑠 𝑖
2
𝑛 𝛿
2𝜋
𝑉 sin(2𝜋𝑓𝑖 𝑡 − )
12𝐿𝑓𝑠 𝑖
3
𝑛2 𝛿
4𝜋
𝑉 sin(2𝜋𝑓𝑖 𝑡 − ).
12𝐿𝑓𝑠 𝑖
3

𝑖𝑎 =
𝑖𝑏 =
𝑖𝑐 =

(22)(23)(24)

The magnitude of the three-phase currents is directly proportional to the control variable 𝛿 . In addition, the
modulation of the converter ensures that the fundamental component of the current is in phase with the line to
neutral voltage. This ensures a displacement power factor of unity as shown in Fig. 4(a). However, due to a finite
amount of switching ripple flowing to the grid, the power factor differs from unity. The relation between the
displacement power factor and the power factor is given in [30] as
PF =

1
√1+THD2

DPF. (25)

Fig. 4. Phasor diagram showing (a) unity DPF and (b) effect of filter on power factor correction.

IEEE standards [31] specify the maximum amount of distortion in terms of the total harmonic distortion (THD).
An upper limit of 5% is put on the allowable THD. Thus, the power factor of the system is very close to unity.
Ideally, the inductor 𝐿ac should appear as a short circuit at line frequency so that the grid voltage appears at the
input of the ac-side converter. However, there is a finite drop across the leakage at fundamental frequency
which prevents the converter from exact unity power factor operation. The modulation ensures that the voltage
to the input of the converter 𝑉𝑖 and fundamental grid current 𝐼𝑔1 are in phase. However, due to filter drop, the
current 𝐼𝑔1 becomes leading with reference to the grid voltage for a power transfer from dc to ac [Fig. 4(b)].
However, this drop is very small and thus the converter operates at near unity power factor.

C. Design of Transformer Turns Ratio and Leakage Inductance
The average power (26) is found using (22)–(24) and (1)
1

𝑇𝑖

𝑃 = 𝑇 ∫ (𝑣𝑎 𝑖𝑎 + 𝑣𝑏 𝑖𝑏 + 𝑣𝑐 𝑖𝑐 )𝑑𝑡 =
𝑖

0

𝑛2 𝑉𝑖2
𝛿
8𝐿𝑓𝑠

^

𝑑2 𝑉 2

= 24𝐿𝑓𝑜 𝛿. (26)
𝑠

Note the average power is dc and linearly proportional to the control variable 𝛿 . This simple relationship
simplifies the control architecture. The design of the DAB converter is carried out keeping in mind the
minimization of the losses and improvement of efficiency. Thus, the aim is to choose 𝑛 and 𝐿 such that the rms
current is minimized for a given power transfer requirement. The rms current is computed using
1

𝑇

2
𝑖rms,𝐿
= 𝑇 ∫0 𝑖 𝑖𝐿2 (𝑡)𝑑𝑡 . (27)
𝑖

For evaluating the integral over line cycle, the rms current for one modulation cycle is computed first. Using the
current magnitudes in (14) and (15), the rms current computed over first one-third of the modulation cycle is
given by
2
𝑖𝐿,rms1,𝑇𝑠
=

𝑇𝑠2 𝑑12 𝑉𝑜2
(𝑑12
1296𝐿2

− 2𝑑1 + 3𝛿 2 + 1). (28)

2
2
The rms currents in the subsequent two thirds of modulation cycle (𝑖𝐿,rms2,Ts
& 𝑖𝐿,rms3,Ts
) can be similarly
2
obtained by replacing 𝑑1 by 𝑑2 and 𝑑3 , respectively. The net rms current in a switching cycle is 𝑖𝐿,rms,Ts
=
2
2
2
𝑖𝐿,rms1,Ts + 𝑖𝐿,rms2,Ts + 𝑖𝐿,rms3,Ts . Putting the values of 𝑑1 , 𝑑2 , and 𝑑3 and taking the average over line cycle, the
rms current is given by
^

^

𝑇2 𝑑2 𝑉 2

^

𝑠
𝑜
2
2
2
(29)
𝑖rms,L
= 10368𝜋𝐿
2 (36𝜋𝛿 + 9𝜋𝑑 − 64𝑑 + 12𝜋) .

The average power in per unit is calculated with a power base of 𝑉𝑜2 /2𝜋𝐿𝑓𝑠
^

𝑃𝑝𝑢 =

𝜋𝛿𝑑 2
.
12

(30)

Similarly, the per-unit rms current using the base current 𝐼base = 𝑉𝑜 /2𝜋𝐿𝑓𝑠 is given by
^

2
𝑖rmspu,𝐿

=

𝜋𝑑 2
(36𝜋𝛿 2
2592

^

^

+ 9𝜋𝑑2 − 64𝑑 + 12𝜋) . (31)
^

It can be seen that the per-unit power and rms currents depend on the design variables 𝑑 and 𝛿 . The objective
^

is to choose 𝑑 and 𝛿 such that the net rms current is minimized for a given per-unit power transfer. Accordingly,
^

^

^

the function 𝑔(𝑑, 𝛿) = 𝑃pu /𝑖rmspu,𝐿 is plotted over the feasible range of 𝑑 and 𝛿(0 ≤ 𝑑, 𝛿 ≤ 1 in Fig. 5(a) and the
^

^

maxima is identified. Apart from individual limits on 𝑑 and 𝛿 , the values of 𝑑 and 𝛿 should be chosen such that
the converter operates in inner mode. For a positive 𝛿 , using (10), we have
^

𝑑 + 𝛿 ≤ 1. (32)

^

^

^

^

Fig. 5. (a) Plot showing variation of 𝑔(𝑑 , 𝛿). (b) Plot of 𝑔(𝑑 , 𝛿) for various 𝑑 and 𝛿 = 1 − 𝑑.
^

^

Since 𝑔(𝑑, 𝛿) is a monotonically increasing function over 𝑑 and 𝛿 , it is easy to conclude that the optimum
^

operating point occurs for 𝑑 + 𝛿 = 1. This is identified as the contour generated because of intersection of the
^

two curves in Fig. 5(b). The optimum value of 𝑑 = 0.76 is obtained from Fig. 5(b), which gives a maximum
possible phase angle as 𝛿max = 0.24. The per-unit maximum power under this operating condition is given by
^

𝜋𝛿𝑑 2
12

𝑃pumax =

= 0.036𝑝𝑢. (33)

Since the operating power 𝑃 and the output voltage of the converter are known, the inductance can be
accordingly designed so that the maximum per-unit power is achieved. The inductor 𝐿 should be chosen such
that
𝑉𝑜2
2𝜋𝑓𝑠 𝐿

=𝑃

𝑃

pumax

(34)
^

The transformer turns ratio n is chosen using (9) once the operating 𝑑 is fixed.

D. Soft-Switching
1) ZCS of the AC-Side Bridge:
To ensure that the volt seconds applied from primary is balanced with the volt seconds applied from secondary
in every one-sixth of the modulation cycle, pulsewidth of the secondary voltage is determined using (3)–(5).
Ensuring a volt second balance will result in equal currents at the beginning and end of each one-sixth of
modulation cycle. Every practical circuit will have some finite resistances. For a lossy circuit, the dc offset which

is governed by the complementary function of the solution will die down to zero, and the steady-state current
will not have any dc offsets. It is possible to observe that the instants at which the ac-side converter switches,
i.e., at 𝑡 = 0, (𝑇𝑠 /6), (𝑇𝑠 /3), (𝑇𝑠 /2), (2𝑇𝑠 /3), (5𝑇𝑠 /6), the primary winding current, which is reflected inductor
current, is zero, so the primary converter is zero-current switched (ZCS). Note that, in practical implementation,
due to magnetization component of the transformer current and voltage ripple at input and output, the primary
current may not be zero, but would have a small magnitude at the time of switching.

2) ZVS of the DC-Side Bridge:
Fig. 6 shows a detailed diagram of a single leg of the dc-side H-bridge and the events occurring during
switching. Fig. 6(a) shows the waveforms applied during first one-third of the modulation cycle. The H-bridge is
switched four times during this interval. The first switching transition is considered where the switch 𝑆2 is
turning off and switch 𝑆1 is turning on after dead time [Fig. 6(b)]. The inductor current 𝑖𝐿 at this instant is 𝐼1
given by (15) and is assumed to be positive. Accordingly, the current is going into the pole terminal and
switch 𝑆2 is conducting at the instant of turn off. Switch 𝑆1 was blocking a voltage of 𝑉𝑜 . After switch turn off,
the current has to flow through the capacitances. The current charges the capacitance 𝐶2 and discharges
capacitance 𝐶1 [Fig. 6(c)]. The capacitances do not allow the voltage across the switch to change instantaneously
but the channel current of switch 𝑆2 quickly goes to zero [32]. Thus, it is turned off at zero voltage switching
(ZVS). Once, the capacitor 𝐶1 is completely discharged to zero [Fig. 6(d)], the current starts to flow through the
diode 𝐷1 . If the switch 𝑆1 is turned on when its body diode is conducting, it is soft-switched.

Fig. 6. Soft-switching events. (a) Waveforms for one-third of line cycle. (b) Situation prior to device 𝑆2 turn off. (c)
Switch 𝑆2 turned off: capacitor-assisted ZVS. (d) End of soft turn off of 𝑆2 , diode 𝐷1 conducting, soft turn on of 𝑆1 .

Thus, when leg 1 of the H-Bridge (𝑆1 and 𝑆2 ) is switching, the inductor current 𝑖𝐿 is 𝐼1 which should be more
than zero to ensure soft-switching. Similarly, when leg 2 of the H-Bridge (𝑆3 and 𝑆4 ) is switching, the inductor
current 𝑖𝐿 is 𝐼2 should be less than zero to ensure soft-switching. The currents in the next one-sixth of the
modulation cycle follow the same pattern resulting in ZVS. It can be shown that the currents next two thirds of
the modulation cycle follow the same pattern for a balanced operation. From (14) and (15), we have
(𝛿 − 𝑑1 + 1) ≥ 0
(35)(36)
(𝛿 + 𝑑1 − 1) ≤ 0.
When 𝛿 > 0 , since duty is a positive number < 1, we have 𝛿 ≥ 𝑑1 − 1, which gives (𝛿 − 𝑑1 + 1) ≥ 0. Also,
since the converter is operating in inner mode, 𝛿 ≤ 1 − 𝑑1 which gives (𝛿 + 𝑑1 − 1) ≤ 0. Same conclusions can
be drawn for 𝛿 < 0 .
Effect of Device Capacitances on Soft-Switching: The pole current 𝑖𝐿 should be capable of charging/discharging
the capacitances 𝐶2 and 𝐶1 within the dead time so that the transition is fully soft-switched. This imposes a
minimum requirement on the pole current 𝑖𝐿 . Assuming 𝐶1 = 𝐶2 = 𝐶 and applying KCL in the pole circuit gives
𝑖𝐿 = 2𝐶

𝑑𝑣𝑐2
.
𝑑𝑡

(37)

Noting that the time of charging the capacitor fully should be less than the dead time of the circuit we
have, 𝐼𝐿min = (2𝐶𝑉𝑜 /𝑡dead ) [33]. The variations of 𝐼1 and −𝐼2 over line cycle for various loads are plotted in Fig.
7(a) and (b), respectively. The minimum current required for complete soft-switching (𝐶 = 2𝑛𝐹, 𝑡dead = 600ns)
is also shown in the figures. It can be observed that for 𝜔𝑖 𝑡 close to 0 and 𝜋 , ZVS may not happen in both the
legs. This range remains relatively unchanged with loading. ZVS may not happen in one of the legs for a narrow
region around 𝜔𝑖 𝑡 = 𝜋/2 for heavy loading conditions. However, Fig. 7(b) reveals that this range is very small.
As 𝛿 is increased, the magnitude of current 𝐼1 increases and magnitude of current 𝐼2 decreases as shown in Fig.
7(a) and (b), respectively. This improves the soft-switching range of one leg in the H-bridge but reduces the softswitching range of other leg. The converter soft-switching is unaffected under light loading conditions, whereas
the range reduces for high loading of the converter.

Fig. 7. Variation over line cycle. (a) 𝐼1 for various load. (b) −𝐼2 for various load.
At the instant of switching, the pole current 𝑖𝐿 is modeled as a current source. This is true only if we have
enough series inductance 𝐿 . This inductance is a series combination of the leakage inductance of the
transformer and the external inductance added to achieve the power transfer. It is possible to show that 𝐿 must
satisfy the following inequality:

2𝐶𝑉𝑜
𝑖𝐿

< √2𝐿𝐶. (38)

E. Design of Filter
1) Design of DC-Side Filter:
The instantaneous output current is governed by the switching function of the secondary bridge and the
inductor current, 𝑖𝐿
𝑖out = (𝑆1 − 𝑆3 )𝑖𝐿 . (39)
The output rms current is computed using the following equation:
2
𝑖rms,𝑜
=

1 𝑇𝑖 2
∫ 𝑖 𝑑𝑡
𝑇𝑖 0 out

2
𝑖rms,𝑜
=

𝑇𝑠2 𝑑 3 𝑉𝑜2
(240𝛿 2
25920𝜋𝐿2

^

^

^

(40)(41)

+ 64𝑑2 − 45𝜋𝑑 + 80).

The per-unit average current 𝑖avpu is computed using (30), which can be multiplied with base current to obtain
the actual current. The filter needs to be designed such that the entire switching frequency ripple flows through
it. The rms ripple current is given by
~

2
2 . (42)
i 𝑖 rms = √𝑖rms,𝑜
− 𝑖av

The operating point of the converter decides the value of the rms and average current. Once the ripple current
rms is determined, it is assumed that the entire ripple is concentrated at the switching frequency. This results in
a slight overdesign [34]. Considering an allowable voltage ripple to be a 𝜆 fraction of the dc voltage 𝑉𝑜 , the filter
admittance is given by
𝑌pu = 𝜔𝑠 𝐶dc =

~
𝑖 rms

𝜆𝑉𝑜

. (43)

Although the capacitor 𝐶dc is designed to carry the entire ripple at switching frequency, some part of it may leak
into the dc source. To prevent this, an inductor 𝐿dc , is put in series with the voltage source 𝑉𝑜 . The inductor is
~

designed such that only 5% of the total ripple flows into the source. Thus, the output current 𝑖𝑜 (𝜔𝑠 ) is
~

1

𝑖𝑜 (𝜔𝑠 ) = |−𝐿

2
dc 𝐶dc 𝜔𝑠 +1|

~

≤ 0.05𝑖 rms . (44)

2) Design of AC-Side Filter:
The instantaneous input current is given by the primary current 𝑛𝑖𝐿 and the switching function of the primary
bridge. The instantaneous current in phase A is given by
𝑖𝑎 = (𝑆𝑎𝐴 − 𝑆𝑎𝐵 )𝑛𝑖𝐿 . (45)
Using (45), the rms current in phase A is given by
1 𝑇𝑖 2
∫ 𝑖 𝑑𝑡
𝑇𝑖 0 𝑎

2
𝑖rms,a
=
^

2
𝑖rms,a

=

𝑇𝑠2 𝑑 2 𝑉𝑜2 𝑛2
(36𝜋𝛿 2
15552𝜋𝐿2

^

^

(46)(47)

+ 9𝜋𝑑2 − 64𝑑 + 12𝜋) .

The capacitive filter 𝐶ac should be designed to carry the entire ripple component of the current. The ripple
~

current rms 𝑖 rms,𝑎 is found by subtracting the fundamental current rms from 𝑖rms,𝑎 in (47). It is assumed that the

entire ripple is concentrated at the switching frequency. Considering an allowable voltage ripple to be
a 𝜆 fraction of the ac voltage 𝑉𝑖 , the filter admittance is given by
𝑌𝑝𝑢 = 𝜔𝑠 𝐶ac =

~
𝑖 rms,𝑎

𝜆𝑉𝑖

. (48)

An inductor 𝐿ac needs to be put after the capacitive filter to prevent any high frequency current from flowing
~

into the grid. Following the IEEE THD requirement of 5% [31], the ripple current 𝑖𝑔 should be limited to 5% of
fundamental
~

𝑖𝑔 (𝜔𝑠 ) = |−𝐿

1
2
ac 𝐶ac 𝜔𝑠 +1|

~

≤ 0.05𝑖 arms . (49)

SECTION III. Simulation and Experimental Results
The proposed modulation strategy was simulated with MATLAB/Simulink and the results have been presented
in Fig. 8. The simulation parameters are listed in Table I. Fig. 8(a) shows the transformer primary and secondary
voltages, and the inductor current for a switching period for 𝛿 = 0.2 . It can be observed that the inductor
current is close to zero at the transitions of 𝑣𝑝 , demonstrating ZCS in the primary side converter, while the
inductor current polarities at switching transitions in 𝑣𝑠 shows that ZVS occurs in the secondary side H-bridge.
Both the ac and dc-side currents have high-frequency harmonics starting at switching frequency. The input ac
currents for all three phases are shown in Fig. 8(b). The currents are sinusoidal and balanced as predicted
by (22)–(24). The phase A voltage 𝑣𝑎𝑛 and the current 𝑖𝑎 are nearly in phase in Fig. 8(c), confirming unity power
factor operation. Similar observations were found from the simulation results for negative phase shift with 𝛿 =
−0.2 . Finally, in order to demonstrate the accuracy of the analysis done for power transfer and rms currents,
the system was simulated for different modulation indices and phase shift values and the simulation results
have been plotted together with analytical values in Fig. 9. It is observed that the simulation results follow the
analytical values closely.
TABLE I Simulation and Experimental Parameters

Fig. 8. Simulation results for the positive phase shift 𝛿 = 0.2 . (a) Transformer primary and secondary voltages and inductor
current. (b) Currents drawn from the supply. (c) 𝑣𝑎𝑛 and 𝑖𝑎 .

^

^

^

Fig. 9. Comparison for 𝑑 = 0.3, 𝑑 = 0.5, and 𝑑 = 0.7. (a) Comparison of analytical and simulated per-unit rms currents. (b)
Comparison of analytical and simulated dc per-unit power.

The setup used for the experiment is shown in Fig. 10. The list of components is given in Table II. The
experimental setup was run with the parameters listed in Table I with 𝛿 = ±0.2 . A positive 𝛿 signifies ac–dc
power flow and viceversa. The leakage inductance current (𝑖𝐿 ), primary voltage (𝑣𝑝 ), and secondary voltage
(𝑣𝑠 ) for positive 𝛿 are shown in Fig. 11(a). Note that for each time the primary voltage switches, the current is
essentially close to zero, which confirms zero-current switching of the MC. The sign of the inductor current at
the transitions of secondary voltage 𝑣𝑠 ensures the soft-switching of the dc-side H-bridge. The switching cycle
waveforms for negative 𝛿 are shown in Fig. 11(b). Again, it is possible to observe each time the MC voltage
changes, the current through the leakage inductance is essentially close to zero.
TABLE II Component List

Fig. 10. Experimental Setup.

Fig. 11. Modulation cycle waveforms for (a) 𝛿 = 0.2 and (b) 𝛿 = −0.2 .

Since the H-bridge is duty cycle modulated, the pulsewidth of the voltage applied at the secondary depends on
phase of the input line voltage. This is demonstrated in Fig. 12. For a modulation cycle where the line
voltage 𝑣𝑎𝑏 is close to its peak value [Fig. 12(a)], the pulsewidth of the applied secondary voltage is maximum.
Similarly, a modulation cycle where the 𝑣𝑎𝑏 is close to zero [Fig. 12(b)], the pulsewidth of the applied secondary
voltage is small.

Fig. 12. Experimental results showing duty cycle modulation. (a) Line voltage 𝑣𝑎𝑏 close to peak value. (b) Line
voltage 𝑣𝑎𝑏 close to zero crossing.

The three-phase filtered input currents for 𝛿 = 0.2 and 𝛿 = −0.2 are shown in Fig. 13(a) and (d), respectively.
These waveforms confirm balanced three-phase operation for both ac–dc and dc–ac operations of the
converter. Fig. 13(b) shows the line-neutral voltage 𝑣𝑎𝑛 and the line current 𝑖𝑎 for ac–dc operation. The current is
in phase with the voltage indicating unity power factor operation. Fig. 13(e) shows the same result for dc–ac
operation. The current 𝑖𝑎 is 180° out of phase with voltage indicating negative power flow. The grid current is
free from any considerable high-frequency components for both the cases indicating proper filtering. The
experimentally obtained harmonic spectra of the current are shown in Fig. 13(c) and (f). The THD for both the
cases is within the IEEE requirement. A comparison between the theoretical, simulation, and experimental
quantities is shown in Table III. A good agreement can be observed.
TABLE III Comparison at δ=0.2

Fig. 13. Line cycle waveforms at a power level of 1.6 kW. (a) Three-phase currents (𝛿 = 0.2 ). (b) unity power factor (UPF)
operation (𝛿 = 0.2 ). (c) Experimental THD (𝛿 = 0.2 .) (d) Three-phase currents (𝛿 = −0.2 ). (e) UPF operation (𝛿 = −0.2 ).
(f) Experimental THD (𝛿 = −0.2 ).

A. Efficiency and Loss Estimation
The experimentally obtained efficiency and power factor are shown in Table IV. The main reason for low
efficiencies is that the hardware is not specifically designed for the operating power level but to only test the
validity of the proposed modulation strategy. A theoretical and experimental loss breakdown is carried out for
further insight. The conduction losses in primary and secondary bridges and the total losses in the transformer
and high-frequency inductor are calculated. Since the current waveform in each modulation cycle has different
slopes, it is difficult to arrive at an analytical closed-form expression for conduction loss. The conduction loss for
primary and secondary bridges has been obtained numerically. The transformer and inductor copper loss is
computed using the rms current and the winding resistances
2
2
𝑃cu,HFT = 𝐼rms,𝑝
𝑅𝑝 + 𝐼rms,𝑠
𝑅𝑠 . (50)

A comparison between the analytically and the experimentally obtained losses is given in Fig. 14(a). A good
agreement is observed. Fig. 14(b) shows the percentage loss distribution in each stage of the converter. It can be
seen that major losses are the conduction losses in the bridges and copper loses in the transformer. For
analytical demonstration of soft-switching, the switching losses are calculated assuming the turn off to be
completely hard-switched. The total losses obtained are 242W. However, the experimentally obtained losses are
much less than this value 154 W, which provide an analytical evidence of soft-switching.
TABLE IV Experimental Efficiency and Power Factor

Fig. 14. (a) Power loss break-down at 1.38-kW output power obtained experimentally and analytically. (b) Percentage loss
distribution shown at 1.38-kW output power obtained experimentally.

B. Experimental Verification of ZVS in H-Bridge
Fig. 15(a) shows the waveforms during turn off of switch 𝑆1 and turn on of 𝑆2 after dead time (refer Fig. 2). The
switch 𝑆1 was carrying a current 𝑖𝐿 < 0 as shown in Fig. 15(a). At time 𝑡0 , the voltage input to the gate-emitter
circuit is reduced to −15 V. The gate-emitter voltage starts to reduce. Since the sum of voltage across the switch
and the diode is constant, the diode cannot start conducting unless it has become forward biased, or
equivalently the voltage across the switch (and 𝐶1 ) has risen to 𝑉𝑜 . The constant pole current 𝑖𝐿 is the sum of
currents through the diode, switch, and their respective capacitances. Since the pole current is no longer
restricted to the switch channel, the current transfers to the capacitors 𝐶1 and 𝐶2 . The voltage rise across
switch 𝑆1 starts at 𝑡 = 𝑡1 after the gate-emitter voltage goes below the threshold (𝑣ge(𝑡1 ) = 2𝑉 < 𝑉ge,th =
5.8𝑉). The switch is in cutoff region for t>t1 , so the channel current must be zero. Thus, the current through the
switch has become zero before voltage starts increasing implying ZVS turn off of 𝑆1 [32]. The negative value of
inductor current 𝑖𝐿 discharges the capacitance 𝐶2 and charges capacitor 𝐶1 . This can be seen in Fig. 15(b). At
time 𝑡2 , the capacitor 𝐶1 is charged to 𝑉𝑜 and the diode 𝐷2 starts to conduct. This makes the voltage across
switch 𝑆2 zero. At 𝑡3 , the switch 𝑆2 is turned on with zero 𝑣𝑐𝑒 . This ensures ZVS turn on of 𝑆2 . Similar transitions
can be observed for switching events in the other leg which verify the occurrence of soft-switching in the bridge.

Fig. 15. Experimental waveforms demonstrating soft-switching. (a) Waveforms demonstrating soft turn off. (b) Waveforms
demonstrating soft turn on.

SECTION IV. Conclusion
In this paper, a modulation scheme for a single-stage three-phase ac–dc bidirectional converter with highfrequency link is presented. The main features of the modulation scheme are single-stage power conversion,
bidirectional power flow, open-loop power factor correction, soft-switching of primary and secondary side
power converters, and simple linear relationship between the control variable δ and the transferred dc power.
Presented analysis of the proposed scheme shows that all these benefits are achieved. These features are
successfully demonstrated and validated through presented simulations and experimental results. The
performance of the proposed topology was investigated to be at par with the conventional two-stage topology.
Due to loss-less switching, the switching frequency of the converter may be increased leading to high power
density. Moreover, due to bidirectional power flow capability, high power density and loss-less switching, the
proposed solution may find promising solution for V2G application.

Appendix
SECTION A. Comparison With Conventional Two Stage Topology
A detailed comparison of the proposed topology and the multistage topology shown in Fig. 1(a) is carried out.
Same power (𝑃 ), input (𝑉𝑖 ), and output (𝑉𝑜 ) voltage levels are assumed for both the topologies. The multistage
topology used for comparison consists of a dc–dc DAB operated with conventional phase shift modulation
followed by a three-phase pulsewidth modulation (PWM) rectifier realized with a voltage source inverter
modulated using conventional space vector PWM. The DAB converter is modulated at a point where power is
maximum and the VSI is modulated with the maximum possible modulation index. For comparing cost and
power density, the device requirement (number, voltage, current rating) and transformer size are compared
in Table V. For comparing the efficiency, a loss comparison is given in Table VI. It can be seen from Table V that
most of the parameters are comparable for both the topologies. However, Table VI reveals that the proposed
topology is having higher conduction losses. However, the switching losses for the proposed converter are
absent, which enables operation of the converter at much higher switching frequency leading to better size and
power density.

TABLE V Topology Comparison

TABLE VI Loss Comparison
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